Mostrar el registro sencillo del ítem
Accelerating time series motif discovery in the Intel Xeon Phi KNL processor.
dc.contributor.author | Fernández-Vega, Iván | |
dc.contributor.author | Villegas Fernández, Alejandro | |
dc.contributor.author | Gutiérrez-Carrasco, Eladio Damián | |
dc.contributor.author | Plata-González, Óscar Guillermo | |
dc.date.accessioned | 2020-02-11T11:59:06Z | |
dc.date.available | 2020-02-11T11:59:06Z | |
dc.date.created | 2020 | |
dc.date.issued | 2020-02-11 | |
dc.identifier.uri | https://hdl.handle.net/10630/19259 | |
dc.description | Presented at HiPEAC Conference 2020, Bologna (Italy) | en_US |
dc.description.abstract | Time series analysis is an important research topic of great interest in many fields. However, the memory-bound nature of the state-of-the-art algorithms limits the execution performance in some processor architectures. We analyze the Matrix Profile algorithm from the performance viewpoint in the context of the Intel Xeon Phi Knights Landing architecture (KNL). The experimental evaluation shows a performance improvement up to 190x with respect to the sequential execution and that the use of the HBM memory improves performance in a factor up to 5x with respect to the DDR4 memory. | en_US |
dc.description.sponsorship | Universidad de Málaga. Campus de Excelencia Internacional Andalucía Tech. | |
dc.language.iso | eng | en_US |
dc.rights | info:eu-repo/semantics/openAccess | en_US |
dc.subject | Informática-Congresos | en_US |
dc.subject.other | Time series analysis | en_US |
dc.subject.other | Intel Xeon Phi | |
dc.title | Accelerating time series motif discovery in the Intel Xeon Phi KNL processor. | en_US |
dc.type | info:eu-repo/semantics/conferenceObject | en_US |
dc.centro | E.T.S.I. Informática | en_US |
dc.relation.eventtitle | HiPEAC Conference 2020 | en_US |
dc.relation.eventplace | Bologna (Italy) | en_US |
dc.relation.eventdate | Enero 2020 | en_US |
dc.cclicense |